Volume 9 , Issue 2 , PP: 56-63, 2025 | Cite this article as | XML | Html | PDF | Full Length Article
A. Arun 1 * , M. Thangavel 2 , V. Kunavathi 3
Doi: https://doi.org/10.54216/IJWAC.090206
A Hardened adder with carry logic is commonly used in commercial field-programming gate arrays (FPGAs) to enhance arithmetic performance. The rapid expansion of portable multimedia players and communication systems has boosted the demand for high-speed, energy-efficient Digital Signal Processing (DSP) systems. The Finite Impulse Response (FIR) Filter is an essential component when developing an effective digital signal processing system. The use of a digital FIR filters is a key component in DSP. Digital multiplier and adders that are the most crucial arithmetic units used in FIR filters, determining the entire system's performance. As a result, the low-power design of systems has become a primary performance target. This paper also explores the influence of fLUTs and their interactions with toughened arithmetic. FLUTs (Fracturable-LUT) reduce the area by 15%, complementing the latency reductions offered by hardened arithmetic. An FIR filter based on the Carry-Look-ahead adder (CLA) and multipliers was proposed. The tentative results shows that the FIR filter using proposed multiplier method achieves less amount of delay and power reduction compared to conventional method.
Carry Look-ahead Adder (CLA) , Field Programmable Gate Array (FPGA) , Fracturable Look-up table (FLUT)
[1] S. Janwadkar and R. Dhavse, “ASIC design of power and area efficient programmable FIR filter using optimized Urdhva-Tiryagbhyam Multiplier for impedance cardiography,” Microprocessors and Microsystems, vol. 107, 105048, 2024, doi: 10.1016/j.micpro.2024.105048.
[2] M. Keerthi, V. Midasala, and S. N. Bhavanam, “FPGA implementation of distributed arithmetic for FIR filter,” Int. J. Eng. Res., vol. 1, no. 9, 2012.
[3] Khan, A. Chakraborty, U. B. Joy, S. Wairya, and M. Hasan, “Carry look-ahead and ripple carry method based 4-bit carry generator circuit for implementing wide-word length adder,” Microelectronics J., vol. 140, 105949, 2023, doi: 10.1016/j.mejo.2023.105949.
[4] M. Kumm, A. Volkova, and S.-I. Filip, “Design of optimal multiplierless FIR filters with minimal number of adders,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 42, no. 2, pp. 658–671, 2023, doi: 10.1109/TCAD.2022.3179221.
[5] Z. Lin et al., “An incremental placement flow for advanced FPGAs with timing awareness,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 41, no. 9, pp. 3092–3103, 2022, doi: 10.1109/TCAD.2021.3120070.
[6] K. E. Murray et al., “Optimizing FPGA logic block architectures for arithmetic,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 28, no. 6, pp. 1378–1391, 2020, doi: 10.1109/TVLSI.2020.2965772.
[7] S. C. Prasanna, B. P. James, and V. Dhandapani, “High speed and area efficient coded input BCSM shared LUT-based FIR filter architecture,” Int. J. Syst. Assur. Eng. Manag., 2024, doi: 10.1007/s13198-024-02312-z.
[8] S. S. S. Priya, P. Karthigaikumar, and N. R. Teja, “FPGA implementation of AES algorithm for high-speed applications,” Analog Integr. Circuits Signal Process., vol. 112, no. 1, pp. 115–125, 2022, doi: 10.1007/s10470-021-01959-z.
[9] M. Raouf and S. Timarchi, “Non-volatile and high-performance cascadable spintronic full-adder with no sensitivity to input scheduling,” IEEE Trans. Circuits Syst. II: Express Briefs, vol. 70, no. 6, pp. 2236–2240, 2023, doi: 10.1109/TCSII.2023.3237855.
[10] A. Share et al., “Design of high-speed BCD adder using CMOS technology,” IEEE Access, vol. 11, pp. 141628–141639, 2023, doi: 10.1109/ACCESS.2023.3342328.
[11] P. Sivaprasad, V. Anandi, and S. Murthy, “Design of high throughput and low latency double precision floating point arithmetic unit for space signal applications,” Int. J. Comput. Sci. Netw. Secur., vol. 22, no. 9, pp. 808–815, 2022, doi: 10.22937/IJCSNS.2022.22.9.105.
[12] Z. Sun, Z. Zhou, and F.-W. Fu, “Optimizing code allocation for hybrid on-chip memory in IoT systems,” Integration, vol. 97, 102195, 2024, doi: 10.1016/j.vlsi.2024.102195.
[13] L. Zhang, C. Rao, and X. Lou, “Low-power reconfigurable FIR filter design based on common operation sharing,” IEEE Trans. Circuits Syst. II: Express Briefs, vol. 70, no. 8, pp. 3169–3173, 2023, doi: 10.1109/TCSII.2023.3256446.
[14] Kumar, R. K. Gupta, and M. K. Gupta, “Design of a high-speed and low-power 8-bit multiplier using Vedic mathematics,” Microelectronics J., vol. 118, pp. 105–112, 2022, doi: 10.1016/j.mejo.2022.105949.
[15] D. S. S. Raja et al., “A compact dual feed wide band slotted antenna for future wireless applications,” Analog Integr. Circuits Signal Process., vol. 118, pp. 291–305, 2024, doi: 10.1007/s10470-023-02233-0.
[16] S. Kumarganesh et al., “A novel analytical framework is developed for wireless heterogeneous networks for video streaming applications,” J. Math., vol. 2022, no. 1, pp. 1–7, 2022, doi: 10.1155/2022/2100883.
